




Block Diagram




Orderable: ChangeMe in variant		Designed for: Public Release	Mod. Date: 8/27/2025
TID #: N/A	Project Title: ADC3543EVM		
Number: DC092	Rev: G2	Sheet Title: Block Diagram	
SVN Rev: cd68fcb28e835ee311723735e4b7c200f9e01	ADC3543 (ADC3543)		Sheet: 1 of 15
Drawn By: FBR	File: Block Diagram.SchDoc		Size: B
Engineer: FBR	Contact: http://www.ti.com/support		


12V Input & 3.3V Utility




Orderable: ChangeMe in variant		Designed for: Public Release	Mod. Date: 8/27/2025
TID #: N/A	Project Title: ADC3543EVM		
Number: DC092	Rev: G2	Sheet Title: 12V Input & 3.3V Utility	
SVN Rev: a1d96a7f755630a3c9ea76400344038	Sheet: 2 of 15		File: 12V Input, Efuse and 3p3V Utility.SchDoc
Drawn By: FBR	Size: B		Contact: http://www.ti.com/support

DC/DC regulator



Orderable: ChangeMe in variant	Designed for: Public Release	Mod. Date: 8/27/2025	 TEXAS INSTRUMENTS http://www.ti.com © Texas Instruments 2025
TID #: N/A	Project Title: ADC3543EVM		
Number: DC092	Rev: G2	Sheet Title: DC-DC regulator	
SVN Rev: a1d96a7f755630a3c9ea4a5e7d712003a4008	As of: 12/09/2023	Sheet: 3 of 15	
Drawn By:	File: Power DC-DC.SchDoc	Size: B	
Engineer: FBR	Contact: http://www.ti.com/support		

LDOs




Orderable: ChangeMe in variant	Designed for: Public Release	Mod. Date: 8/27/2025
TID #: N/A	Project Title: ADC3543EVM	
Number: DC092	Rev: G2	Sheet Title: LDOs
SVN Rev: a1d96a7f755630a3c9ea7468712003a4008	Part Number: LDOs (ADC3543)	Sheet: 4 of 15
Drawn By:	File: Power LDO.SchDoc	Size: B
Engineer: FBR	Contact: http://www.ti.com/support	



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Sense ADC




ADS1119RTE Addresses		
A0	A1	Addr
GND	GND	0x40
GND	DVDD	0x41
GND	SDA	0x42
GND	SCL	0x43
DVDD	GND	0x44
DVDD	DVDD	0x45
DVDD	SDA	0x46
DVDD	SCL	0x47
SDA	GND	0x48
SDA	DVDD	0x49
SDA	SDA	0x4A
SDA	SCL	0x4B
SCL	GND	0x4C
SCL	DVDD	0x4D
SCL	SDA	0x4E
SCL	SCL	0x4F


Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: ChangeMe in variant		Designed for: Public Release	Mod. Date: 8/27/2025
TID #: N/A		Project Title: ADC3543EVM	
Number: DC092	Rev: G2	Sheet Title: Sense ADC	
SVN Rev: a1d96a7f755630a3c9ea7a1871200344038		ADC3543	Sheet: 5 of 15
Drawn By: FBR		File: Power Sense ADC.SchDoc	Size: B
Engineer: FBR		Contact: http://www.ti.com/support	

FTDI Control



Comms Lvl Shift & Mux



Orderable: ChangeMe in variant	Designed for: Public Release	Mod. Date: 8/27/2025
TID #: NA	Project Title: ADC3543EVM	
Number: DC092	Rev: G2	Sheet Title: Comms Lvl Shift & Mux
SVN Rev: 42e4b712ead0829c82aa0c56b4706a01539f (ADC3543)		Sheet: 7 of 15
Drawn by: FBR	File: Comms LVL Shift and MUX.SchDoc	Size: B
Engineer: FBR	Contact: http://www.ti.com/support	




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

CLK & DCLKIN

CLK

DCLKIN




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: ChangeMe in variant	Designed for: Public Release	Mod. Date: 8/27/2025
TID #: N/A	Project Title: ADC3543EVM	
Number: DC092	Rev: G2	Sheet Title: CLK & DCLKIN
SVN Rev: af9d57260337dc44ad3f657b1e1294068a05806	File: CLK and DCLKIN.SchDoc	Sheet: 8 of 15
Drawn By: FBR	Contact: http://www.ti.com/support	Size: B

ADC Inputs


CH A



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: ChangeMe in variant	Designed for: Public Release	Mod. Date: 8/27/2025
TID #: N/A	Project Title: ADC3543EVM	
Number: DC092	Rev: G2	Sheet: 9 of 15
SVN Rev: af9d57260337dc44ad3f657b51294062a05806	File: ADC Inputs.SchDoc	Size: B
Drawn By: FBR	Contact: http://www.ti.com/support	

ADC IO



REFBUF VOLTAGE	VOLTAGE REF OPTION	CLOCKING OPTION
>1.7V	External Reference	Differential Clock Input
0.5V→0.7V	Internal Reference	Differential Clock Input
<0.1V	Internal Reference	Single-Ended Clock Input







FMC+ Section Rows A - E

A

B

C


D






Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: ChangeMe in variant	Designed for: Public Release	Mod. Date: 8/27/2025
TID #: N/A	Project Title: ADC3543EVM	
Number: DC092	Rev: G2	Sheet Title: FMC+ Section Rows A - E
SVN Rev: a1d96a7f755630a3c9ea7a1b71200344038	ADC3543	Sheet: 11 of 15
Drawn By:	File: FMC+ Sections A-E.SchDoc	Size: B
Engineer: FBR	Contact: http://www.ti.com/support	


FMC+ Section Rows F - H, J, K



Output Buffer



Hardware & Mechanicals



PCB Number: DC092

PCB Rev: G2



PCB

LOGO

FCC disclaimer



LBL1

PCB Label

THT-14-423-10

Size: 0.65"x0.20"

ZZ1

Assembly Note

These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

-

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: ChangeMe in variant		Designed for: Public Release	Mod. Date: 8/27/2025
TID #: N/A		Project Title: ADC3543EVM	
Number: DC092	Rev: G2	Sheet Title: Hardware & Mechanicals	
SVN Rev: a1d96a7f755630a3c9ea7d8a7d1200344038	ADC3543		Sheet: 14 of 15
Drawn By:	File: Hardware & Mechanicals.SchDoc		Size: B
Engineer: FBR	Contact: http://www.ti.com/support		

Rev History & Variants

Revision History

Rev	Release Date	Notes
G	Feb - 2024	Complete redesign of EVM

Variant(s)

Variant	Notes
001 (ADC3543)	U1: ADC3543 DNI: TP1, TP2, R10, R15, R23, R55, R59, R60, R63, R65, R66, R67, R68, C63, R83, R91, C71, R95, R103, R112, R76, (BUFFER BYPASS), R107, R109
002 (ADC3544)	U1: ADC3544 DNI: TP1, TP2, R10, R15, R23, R55, R59, R60, R63, R65, R66, R67, R68, C63, R83, R91, C71, R95, R103, R112, R76, (BUFFER BYPASS), R107, R109

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: ChangeMe in variant	Designed for: Public Release	Mod. Date: 8/27/2025
TID #: N/A	Project Title: ADC3543EVM	
Number: DC092	Rev: G2	Sheet Title: Rev History & Variants
SVN Rev: cc12e20264b0e2993bad78a9159363eb8408	Revision: 001 (ADC3543)	Sheet: 15 of 15
Drawn By: FBR	File: Revision History.SchDoc	Size: B
Engineer: FBR	Contact: http://www.ti.com/support	